Behavioral IP Specification and Integration Framework for High-Level Design Reuse
نویسندگان
چکیده
Specifying virtual components at the behavioral level appears as the most promising solution to achieve a real efficiency of design reuse. In this paper we propose a methodology to specify and use Behavioral Level IP (BL-IP). Thus, IP designer tasks are easier due to the unified representation offered by this level of abstraction. The genericity of a behavioral IP permits efficient optimizations and make application context adaptations a reality. We propose a unified framework to define an IP at the behavioral level and to tune a particular block according to designer needs. Therefore, we define the IP generator tool and the Universal High Level Synthesis concept.
منابع مشابه
System-level modeling and design with the SpecC language
The semiconductor roadmap estimates the design complexity for digital systems to continue to increase according to Moore’s law. In the next years, embedded systems with 10ths of millions of transistors on one chip will be standard technology. System-on-Chip (SOC) designs will integrate processor cores, memories and special-purpose custom logic into a complete system fitting on a single die. How...
متن کاملDVCon 2012: 131-II287: Low Power SoC Verification: IP Reuse and Hierarchical Composition using UPF
Power management is a critical feature of today’s SoCs, almost as important as functionality. IEEE 1801TM-2009 UPF enables specification of the intended power management infrastructure for an SoC to enable early verification and to drive implementation. Just as the complexity of an SoC demands a well-structured hierarchical approach to design and verification of its functional specification, th...
متن کاملIP Modeling and Reuse for SoC Design Using Standard Bus
Most of system on chip (SoC) being designed today could reach several millions of gates and more than 2 GHz operating frequency. In order to implement such system, designers are increasingly relying on reuse of intellectual property (IP). In order to effectively re-use an IP in a system chip, a set of abstracted models of the IP must be provided that enable the complete design and verification ...
متن کاملFunctional Verification in IP Selection by Black-box Logic Simulation
Reuse of IPs is an important feature of contemporary SoC design. To select an IP for reuse, it is necessary to verify that the proposed design solution satisfies the specification formulated by the SoC designers. This paper presents a framework for verification of functional equivalence between the IP solution and the specification in the form of constraints or HDL model. The methodology is bas...
متن کاملReusing CAD Tools in Object Oriented Based Framework
The growing importance of VLSI is getting much attention. But the increasing complexity of VLSI also creates lots of problems for the computer scientists to work on. If there is no other new way to help the designers, the whole design process will get more difficult to maintain. That's the need for an object-oriented (OO) design framework for CAD world. Not only to develop new methods is needed...
متن کامل